IMPLY gate
INPUT A B | OUTPUT A → B | |
0 | 0 | 1 |
0 | 1 | 1 |
1 | 0 | 0 |
1 | 1 | 1 |
The IMPLY gate is a digital logic gate that implements a logical conditional.
Symbols
There are two symbols for IMPLY gates: the traditional symbol and the IEEE symbol. For more information see Logic Gate Symbols.
Traditional IMPLY Symbol | IEEE IMPLY Symbol |
The logic symbol → can be used to denote IMPLY in algebraic expressions.
Implementations
IMPLY gate can be implemented by two memristors.[1]
See also
Wikimedia Commons has media related to IMPLY_gates. |
References
This article is issued from Wikipedia - version of the 10/17/2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.